

FIG. 1

FIRST TECHNIQUE




FIG. 2

## SECOND TECHNIQUE




FIG. 3

COMBINATION OF FIRST AND SECOND TECHNIQUES






FIG. 4A




STI FORMATION

FIG. 4B




nMOS WELL FORMATION, CHANNEL IMPLANTATION

FIG. 4C



pMOS WELL FORMATION, CHANNEL IMPLANTATION

FIG. 4D



ANNEALING (RTA, 1,000°C, 3 sec)

## nMOS EXTENSION AND POCKET IMPLANTATIONS

ANNEALING (RTA, 1,000°C, 1 sec)

FIG. 7A






FIG. 7B




nMOS S/D ION IMPLANTATION (P, 8 keV,  $4.5 \times 10^{15}$ ,  $0^\circ$ )

FIG. 7C




pMOS S/D ION IMPLANTATION (B, 4 keV,  $2.25 \times 10^{15}$ ,  $0^\circ$ )

FIG. 7D




SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)

FIG. 8A



ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)

FIG. 8B



ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 8C




FIG. 8D






FIG. 9




FIG. 10

MODIFIED EXAMPLE OF FIRST EMBODIMENT






FIG. 11A

PROCESS STEPS BEFORE ANNEALING ARE SAME AS THOSE  
IN THE FIRST EMBODIMENT SHOWN IN FIG. 8B




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 11B




OXIDE FILM DEPOSITION

FIG. 11C



OXIDE FILM ETCH-BACK

FIG. 11D



CoSi<sub>2</sub> FORMATION, METALLIZATION

FIG. 12A

PROCESS STEPS BEFORE SIDEWALL FORMATION ARE SAME  
AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B




FIG. 12B




FIG. 12C




FIG. 12D





FIG. 13A

AREA TO BE INTRODUCED WITH IMPURITY BY ADDITIONAL  
IMPLANTATION (PER ONE DIRECTION)  
IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH




ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)

FIG. 13B


AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)

IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH




ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 13C




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 13D





CoSi<sub>2</sub> FORMATION, METALLIZATION


FIG. 14




PROCESS STEPS BEFORE SIDEWALL FORMATION ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B



nMOS S/D ION IMPLANTATION (P, 8 keV,  $5 \times 10^{15}$ ,  $0^\circ$ )



pMOS S/D ION IMPLANTATION (B, 4 keV,  $2.5 \times 10^{15}$ ,  $0^\circ$ )




SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)


## CoSi<sub>2</sub> FORMATION, METALLIZATION



FIG. 17



PROCESS STEPS BEFORE pMOS S/D ION IMPLANTATION ARE SAME AS THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG. 6B



nMOS S/D ION IMPLANTATION (P, 8 keV,  $6 \times 10^{15}$ ,  $0^\circ$ )

pMOS S/D ION IMPLANTATION (B, 4 keV,  $3 \times 10^{15}$ ,  $0^\circ$ )


This diagram shows a cross-sectional view of a semiconductor device. A substrate (10a, 10b) is shown with a patterned layer (2, 3) on top. The patterned layer has openings (8a, 8b) and is covered by a top layer (5). The top layer has openings (9a, 9b) and is covered by a topmost layer (6a, 6b). Dimensions are indicated: 50nm, 50nm, 60nm, 5, 2, 3, 10a, 8a, 10b, 8b, 9a, 9b, 6a, 6b.

**SIDEWALL THINNING (DRY ETCHING, THINNED BY 50 nm)**

FIG. 19A

IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH


AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



ADDITIONAL IMPLANTATION FOR nMOS GATE (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)


FIG. 19B

AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)




ADDITIONAL IMPLANTATION FOR pMOS GATE (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 19C



ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 19D



CoSi<sub>2</sub> FORMATION, METALLIZATION

FIG. 20





FIG. 21A

PROCESS STEPS BEFORE POLYSILICON ETCHING ARE SAME AS  
THOSE IN THE FIRST EMBODIMENT SHOWN IN FIG.5C




POLYSILICON ETCHING

FIG. 21B

IMPLANTED 4 TIMES AT 45°  
INCIDENCE TO GATE LENGTH


AREA TO BE INTRODUCED WITH IMPURITY  
BY ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)


FIG. 21C

AREA TO BE INTRODUCED WITH IMPURITY  
BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)



pMOS GATE IMPLANTATION (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)


FIG. 21D



nMOS EXTENSION AND POCKET ION IMPLANTATION


nMOS S/D ION IMPLANTATION (P, 8 keV,  $6 \times 10^{15}$ ,  $0^\circ$ )

FIG. 23A




PMOS S/D ION IMPLANTATION (B, 4keV,  $3 \times 10^{15}$ ,  $0^\circ$ )

FIG. 23B




ANNEALING (RTA,  $1,030^\circ\text{C}$ , 1 sec)

FIG. 23C




CoSi<sub>2</sub> FORMATION

FIG. 23D



METALLIZATION

FIG. 24






pMOS EXTENSION IMPLANTATION ( $0^\circ$ ) AND POCKET IMPLANTATION ( $15^\circ$ )


pMOS S/D ION IMPLANTATION (B, 4keV,  $3 \times 10^{15}$ ,  $0^\circ$ )

FIG. 27A




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 27B



CoSi<sub>2</sub> FORMATION

FIG. 27C




METALLIZATION

FIG. 28A

TRIMMED RESIST PREVENTS POCKET FROM BEING HIDDEN  
THEREWITH, AND MODERATES RESTRICTION ON ANGLE OF  
INCIDENCE OF POCKET IMPLANTATION.


IMPLANTED 4 TIMES  
AT 45° INCIDENCE TO  
GATE LENGTH

AREA TO BE INTRODUCED WITH  
IMPURITY BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)




nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)

FIG. 28B



RESIST TRIMMING (20 nm)


FIG. 28C



nMOS EXTENSION IMPLANTATION (0°)  
AND POCKET IMPLANTATION (30°)

pMOS EXTENSION IMPLANTATION ( $0^\circ$ )  
AND POCKET IMPLANTATION ( $30^\circ$ )

FIG. 30A




POLYSILICON ETCHING

FIG. 30B

IMPLANTED 4 TIMES  
AT 45° INCIDENCE TO  
GATE LENGTH


AREA TO BE INTRODUCED WITH  
IMPURITY BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)



nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)


FIG. 30C

AREA TO BE INTRODUCED WITH  
IMPURITY BY ADDITIONAL IMPLANTATION  
(PER ONE DIRECTION)



pMOS GATE IMPLANTATION (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 30D



ANNEALING (RTA, 1,050°C, 1 sec)

FIG. 31B




FIG. 31C





FIG. 31D



## SIDEWALL FORMATION

## CoSi<sub>2</sub> FORMATION, METALLIZATION



FIG. 33A

THE SIXTH EMBODIMENT APPLIED TO SINGLE-DRAIN STRUCTURE.  
AN ADVANTAGE RESIDES IN A LESS NUMBER OF PROCESS STEPS.





FIG. 33B

IMPLANTED 4 TIMES  
AT 45° INCIDENCE TO  
GATE LENGTH


AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



nMOS GATE IMPLANTATION (P, 4 keV,  $5 \times 10^{14} \times 4$ , 45°)

FIG. 33C

AREA TO BE INTRODUCED WITH IMPURITY BY  
ADDITIONAL IMPLANTATION (PER ONE DIRECTION)



pMOS GATE IMPLANTATION (B, 2 keV,  $2.5 \times 10^{14} \times 4$ , 45°)

FIG. 33D






FIG. 34A




pMOS S/D ION IMPLANTATION

FIG. 34B




ANNEALING (RTA, 1,030°C, 1 sec)

FIG. 34C



METALLIZATION

FIG. 35



Rp1:LENGTH OF SIDEWALL SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG  
A DIRECTION INCLINED  
Rp2:LENGTH OF RESIST MASK SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG  
A DIRECTION INCLINED  
ΔL:ALIGNMENT ERROR BETWEEN GATE ELECTRODE AND RESIST PATTERN  
 $L1 = \min(L1', L1'')$

RESIST-GATE DISTANCE= $L1 - \Delta L$

FIG. 36




FIG. 37






FIG. 38



$$\text{RESIST-GATE DISTANCE} = L1'' - \Delta L$$

FIG. 39



$Rp3$ : LENGTH OF GATE ELECTRODE SUFFICIENT FOR SHIELDING IMPURITY IMPLANTED ALONG A DIRECTION INCLINED  
 $L3$ : MINIMUM WIDTH OF RESIST PATTERN




FIG. 40






FIG. 41

